Abstract -A new family of ternary logic circuits that uses both depletion and enhancement types of complementary metal-oxide semiconductor (CMOS) transistors is presented. These circuits use two power supplies each Ibelow the transistor's threshold voltages and do not include resistors. Circuit designs of basic ternary operators (inverters, NAND, NOR) are described. These basic ternary operators can be used as building blocks in the VLSI implementation of three-valued digital systems. An example of the design of a ternary full adder using this family of logic circuits is also presented.
I. INTRODUCTION
T HE complementary metal-oxide semiconductor (CMOS) family of integrated circuits has been used by several authors in the realization of three-valued logic circuits [1]- [8] . In all previous designs, these authors have used voltage power supplies higher than the threshold voltage of the p-and n-channel MOS transistors. In most cases, this has resulted in high power consumption in the circuits. Recently, a new family of three-valued CMOS circuits that is not restricted to the use of power supplies at the above threshold voltages has been reported [9] and applied to the design of an all-CMOS ternary computer [10] . 'The new design [9] , [10] reduces power consumption in the circuits. In order to 'further reduce the power consumption as well as increase the speed of these circuits, a new design that does not use resistors at all is needed. Such a design. would be extremely useful in the VLSI implementation of three-valued digital systems. This paper is an attempt to respond to this need, consolidating ideas initially presented at .
In this paper, the design of a new family of ternary logic circuits based on the use of depletion enhancement complementary metal-oxide-semiconductor (DECMOS) integrated circuits is presented. The circuits use two power supplies each below the transistors' threshold voltage and do not require resistors. The circuit design of basic ternary operators (inverters, NAND, NOR) is described. An example of the use of these basic ternary operators as building blocks in the design of a ternary full adder is also presented. Manuscript received March 30, 1984; rewsed September 6, 1984 
II. DESIGN DESCRIPTION
The Simple Ternary Inverter (STI), the Positive Ternary Inverter (PTI), and the Negative Ternary Inverter (NTI) are the three unary operators considered in this system [2] . The STI is composed of one of each of a p-channel and n-channel enhancement-type and a p-channel and n-channel depletion-type MOS transistors connected as shown in Fig. 1 . The source of the p-channel enhancement-type transistor (Ql) is connected to a + 1-V power supply and the source of the n-channel enhancement-type transistor (Qz) is connected to -1 V. The drains of the two channels are connected to each other and constitute the output that is also connected to the drain of a p-channel depletion-type transistor ( Q3 ). The source of transistor Q3 is connected to the drain of an n-channel depletion-type transistor (Qg) whose source is connected to the ground. The gates of the four transistors are connected together to the input x.
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Following one of many possible conventions, we shall label the lower, middle, and upper levels logic -1, 0, and 1, respectively. Thus the STI is defined by
where the minus sign represents arithmetic negation. If the input x is at the high level (logic 1), transistor QI will be off while transistor Q? will be on. At the same time, Q3 will be off even though QA will be on which will keep the output on the low level (logic -1). The output will be at logic 1 if the input x is at logic -1 because in this case QI and Q3 are on but Qz and Qq are off. However, if the input x is at the intermediate level (logic O), both enhancement-type transistors QI and Qz will be off but depletiontype transistors Q~and QA will be on which will force the output to be at the ground voltage level (logic O).
Note that, for proper operation of the above STI circuit the following relationship must be satisfied:
where + V is the value of the power supply and V= is the threshold voltage of the p-channel and/or n-channel enhancement MOS transistors, while VP is the pinchoff voltage of the p-channel and/or n-channel depletion devices.
The Positive Ternary Inverter uses five transistors connected as shown in Fig. 2 . The source of a p-channel depletion-type transistor ( Ql) is connected to the ground and the source of an n-channel enhancement-type transistor ( Qz ) is connected to a -1-V power supply. The drains of the two channels are connected to each other and the gate of a third transistor (Q3 ) of the n-channel depletion-type. The source of Qq is connected to + 1 V while its drain is connected to the source of a fourth transistor (Qo) of the p-channel depletion-type. The drain of Q4 is connected to the drain of an n-channel enhancement-type transistor (Q5) and constitutes the output of this PTI circuit. The source of Q5 is connected to -1 V and its gate as well as the gates of transistors Ql, Q2, and Q4 are connected to the input x.
If the input x is at logic 1, transistor QI will be off while transistor Q2 will be on, making point A -1 V which will force transistor Q3 to be off. At the same time transistor Q. will be off while transistor Q5 will be on. Thus the output will be at logic -1. However, if the input is at logic -1 transistors Ql, Q3, and Q4 will be on while transistors Q, and Q5 will be off forcing the output to be at logic 1. The output will also beat logic 1 if the input x is at logic O because the depletion-type transistors Ql, Q3, and Q4 will be on while the enhancement-type transistors Q2 and Q5 will be off.
Similarly, the NTI circuit is designed with five transistors as shown in Fig. 3 . Two enhancement-type p-channel transistors QI and Qq, two depletion-type n-channel transistors Q2 and Q4, and one depletion-type p-channel transistor Q5 are connected in a dual form of the PTI circuit described above. In this case, when the input x is at logic 1 or logic O transistors QI and Q's are off while transistors Q2, Q4, and Q5 are on forcing the output to be at logic -1. However, the output will be at logic 1 if the input is at logic -1 because transistors Q~and Q3 are on while transistors Qz, Q4, and Q5 are all off. The function of the PTI and NTI can be defined by
where i takes the value of 1 for the PTI and -1 for the NTI operator. The ternary NAND and ternary NOR are two multiple entry operators used in this system [2] . The functions of the two-entry ternary NAND and ternary NOR are defined by the following two equations, respectively,
The circuits for the 2-input ternary NAND and ternary NOR are shown in Figs. 4 and 5, respectively. They are essentially the same as their binary counterpart except for the different power supplies and the additional depletion mode devices connected to their inputs and centering the output. In these two circuits, transistors QI -Q4 are of the enhancement type and transistors Q5 -Q8, which have the same configuration as QI -Q4 circuit, are of the depletion type. The gates of transistors QI and Qt (enhancement) and l,ransistors Q5 and Q7 (depletion) are connected as are the gates of transistors Q2 and Q4 (enhancement) and transistors QG and Qg (depletion). In these two circuits the function of the depletion-type transistors is to pull the output to the intermediate logic level (O V) when necessary. The reader can apply the argument used in the STI case to see that these circuits actually perform the desired logic functions. For example, if inputs X and Y are logic O and 1 then the outputs of the ternary NAND and ternary NOR will be logic O and -1, respectively, because in both cases transistors Ql, Qz, Qj, and Q6 are off while transistors Q4, Qs, (?7, and Q8 are on.
It has to be noted here that (2) and (3) hold as a condition for proper operation also in the case of PTI, NTI, ternary NAND, and ternary NOR circuits.
III. PERFORMANCE
The performance of all the above circuits has been studied using the SPICE 2G Simulation package. All tran- (Table II) . It has to be noted that the rise and fall time of these circuits can be improved by reducing the length to width (L/W) ratio of the transistors used, at the expense of increased power consumption.
IV. APPLICATION: THE TERNARY FULL ADDER
Based on the DECMOS ternary operator circuitry described above, it is possible to design any arbitrary ternary digital system [2] . For illustration the design of a ternary full adder is given below. In preparation, the design of the Jx. arithmetic circuit and the three-valued T-gate are first presented as they are used to construct the full adder. The (7) where k can take the values of -1, 0, or 1. The JK arithmetic circuit is composed of an NTI, a PTI, an STI, and a ternary NOR gate connected, as shown in Fig. 8(a) in block diagram form and in Fig. 8(b) in schematic diagram form. In Fig. 8 , it can be noticed, that the depletion mode circuitry of the STI and the ternary NOR has been omitted since their inputs and consequently their output are never at logic O. This further reduces the complexity of the system.
The design of the T-gate circuit is based on the .Jã rithmetic circuit described above. The function of the T-gate [13] is described bỹ (.h>y27h;x)=y, (8) where i will equal 1 if x takes the value of -1.2 if x is O, and 3 if x is 1.
The block diagram of the T-gate is shown in Fig. 9 . It is composed of a JK arithmetic circuit and three ternary switches (TS). Each TS consists of one p-channel and one n-channel enhancement-type transistor. The source of the p-channel is connected to the drain of the n-channel and vice versa. A control signal C is required for proper switch operation.
This signal controls the n-channel directly and the p-channel is controlled by C 0. Both channels are biased on or off simultaneously by the control signal C. When C is equal to the high level ( + 1 V) the switch will be on, and when C is equal to the low level ( -1 V) the switch will be off. The J _~, .1O,and .JI signals are connected to C of the TS that has input yl, y2, and yq, respectively. The value of x determines which TS will be on and, eventually, which signal ( Y1, Y2 or Y3) will be displayed at the output. A ternary full adder has been designed using DECMOS TABLE III   TRIJTH TABLE OF TERNARY  FULL circuitry described above. The symmetric ternary number system is used in this full adder. The truth table for the sum and carry functions is given in Table HI . The full adder is composed of fourteen T-gate circuits. However, a large amount of circuitry can be saved by taking out the .Jã rithmetic circuits of all T-gates driven by a single trit and to replace it by a single common .l~arithmetic circuit driving a number of ternary multiplexer (TM), as shown in Fig. 10 . Each TM is composed of the set of three TS'S of a T-gate. The complete ternary full adder has been simulated successfully on the computer using the SPICE 2G simulation package. The design parameters are given in Section HI above.
V. CONCLUSIONS
A new family of ternary logic circuits based on both depletion and enhancement types of complementary MOS transistors (DECMOS) is shown to be useful in the design of ternary digital systems. With the use of voltage power supplies below the transistors threshold voltage and the exclusion of resistors, it is possible to implement this circuitry in VLSI. This new family offers low power consumption, high speed, and comparable performance to the binary counterpart circuitry.
